[clang] [llvm] [AMDGPU] Emit a waitcnt instruction after each memory instruction (PR #79236)
Pierre van Houtryve via llvm-commits
llvm-commits at lists.llvm.org
Thu Feb 15 00:00:15 PST 2024
================
@@ -603,14 +626,69 @@ class SIGfx12CacheControl : public SIGfx11CacheControl {
SIAtomicAddrSpace AddrSpace, SIMemOp Op,
bool IsVolatile,
bool IsNonTemporal) const override;
+
+ bool
+ handleNonAtomicForPreciseMemory(MachineBasicBlock::iterator &MI) override;
+ bool handleAtomicForPreciseMemory(MachineBasicBlock::iterator &MI,
+ bool ret) override;
+};
+
+#if 0
----------------
Pierre-vh wrote:
Remove code in `#if 0`
https://github.com/llvm/llvm-project/pull/79236
More information about the llvm-commits
mailing list