[llvm] [TTI][RISCV]Improve costs for fixed vector whole reg extract/insert. (PR #80164)

Alexey Bataev via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 14 08:55:19 PST 2024


alexey-bataev wrote:

The latest version of the patch actually handles only index 0

https://github.com/llvm/llvm-project/pull/80164


More information about the llvm-commits mailing list