[llvm] [AArch64][SVE2] Generate urshr rounding shift rights (PR #78374)

Usman Nadeem via llvm-commits llvm-commits at lists.llvm.org
Fri Feb 9 11:06:50 PST 2024

Previous message: [llvm] [AArch64][SVE2] Generate urshr rounding shift rights (PR #78374)
Next message: [llvm] [AMDGPU][GlobalIsel] Introduce isRegType to check for legal types, instead of checking bit width. (PR #68189)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/UsmanNadeem edited https://github.com/llvm/llvm-project/pull/78374

Previous message: [llvm] [AArch64][SVE2] Generate urshr rounding shift rights (PR #78374)
Next message: [llvm] [AMDGPU][GlobalIsel] Introduce isRegType to check for legal types, instead of checking bit width. (PR #68189)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list