[llvm] [AMDGPU] Enable kernel arg preloading with gfx90a (PR #81180)
via llvm-commits
llvm-commits at lists.llvm.org
Thu Feb 8 11:37:44 PST 2024
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-amdgpu
Author: Austin Kerbow (kerbowa)
<details>
<summary>Changes</summary>
Add a trap instruction to the beginning of the kernel prologue to handle cases where preloading is attempted on HW loaded with incompatible firmware.
---
Patch is 603.64 KiB, truncated to 20.00 KiB below, full version: https://github.com/llvm/llvm-project/pull/81180.diff
9 Files Affected:
- (modified) llvm/docs/AMDGPUUsage.rst (+4-1)
- (modified) llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp (+2-1)
- (modified) llvm/lib/Target/AMDGPU/AMDGPULowerKernelArguments.cpp (-1)
- (modified) llvm/lib/Target/AMDGPU/GCNSubtarget.h (-6)
- (modified) llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp (+12-4)
- (modified) llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h (+6-3)
- (modified) llvm/lib/Target/AMDGPU/SIISelLowering.cpp (+1-2)
- (modified) llvm/test/CodeGen/AMDGPU/preload-kernarg-header.ll (+6-3)
- (modified) llvm/test/CodeGen/AMDGPU/preload-kernargs.ll (+10654-5324)
``````````diff
diff --git a/llvm/docs/AMDGPUUsage.rst b/llvm/docs/AMDGPUUsage.rst
index 6b2417143ca06c..bee237ad77691a 100644
--- a/llvm/docs/AMDGPUUsage.rst
+++ b/llvm/docs/AMDGPUUsage.rst
@@ -5366,7 +5366,10 @@ additional 256 bytes to the kernel_code_entry_byte_offset. This addition
facilitates the incorporation of a prologue to the kernel entry to handle cases
where code designed for kernarg preloading is executed on hardware equipped with
incompatible firmware. If hardware has compatible firmware the 256 bytes at the
-start of the kernel entry will be skipped.
+start of the kernel entry will be skipped. Additionally, the compiler backend
+may insert a trap instruction at the start of the kernel prologue to manage
+situations where kernarg preloading is attempted on hardware with incompatible
+firmware.
.. _amdgpu-amdhsa-kernel-prolog:
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp b/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
index db81e1ee9e3899..886d855e227a2d 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
+++ b/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
@@ -197,7 +197,8 @@ void AMDGPUAsmPrinter::emitFunctionBodyStart() {
if (MFI.getNumKernargPreloadedSGPRs() > 0) {
assert(AMDGPU::hasKernargPreload(STM));
- getTargetStreamer()->EmitKernargPreloadHeader(*getGlobalSTI());
+ getTargetStreamer()->EmitKernargPreloadHeader(*getGlobalSTI(),
+ STM.isAmdHsaOS());
}
}
diff --git a/llvm/lib/Target/AMDGPU/AMDGPULowerKernelArguments.cpp b/llvm/lib/Target/AMDGPU/AMDGPULowerKernelArguments.cpp
index 015c71080d6701..bc58407a73294c 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPULowerKernelArguments.cpp
+++ b/llvm/lib/Target/AMDGPU/AMDGPULowerKernelArguments.cpp
@@ -145,7 +145,6 @@ static bool lowerKernelArguments(Function &F, const TargetMachine &TM) {
// Try to preload this argument into user SGPRs.
if (Arg.hasInRegAttr() && InPreloadSequence && ST.hasKernargPreload() &&
- !ST.needsKernargPreloadBackwardsCompatibility() &&
!Arg.getType()->isAggregateType())
if (PreloadInfo.tryAllocPreloadSGPRs(AllocSize, EltOffset,
LastExplicitArgOffset))
diff --git a/llvm/lib/Target/AMDGPU/GCNSubtarget.h b/llvm/lib/Target/AMDGPU/GCNSubtarget.h
index 4f8eeaaf500b4d..ba633fa9e9cb4b 100644
--- a/llvm/lib/Target/AMDGPU/GCNSubtarget.h
+++ b/llvm/lib/Target/AMDGPU/GCNSubtarget.h
@@ -1254,12 +1254,6 @@ class GCNSubtarget final : public AMDGPUGenSubtargetInfo,
// \returns true if preloading kernel arguments is supported.
bool hasKernargPreload() const { return KernargPreload; }
- // \returns true if we need to generate backwards compatible code when
- // preloading kernel arguments.
- bool needsKernargPreloadBackwardsCompatibility() const {
- return hasKernargPreload() && !hasGFX940Insts();
- }
-
// \returns true if the target has split barriers feature
bool hasSplitBarriers() const { return getGeneration() >= GFX12; }
diff --git a/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp b/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp
index 5e9b1674d87dcb..ee41099a6af841 100644
--- a/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp
+++ b/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp
@@ -756,18 +756,26 @@ bool AMDGPUTargetELFStreamer::EmitHSAMetadata(msgpack::Document &HSAMetadataDoc,
}
bool AMDGPUTargetAsmStreamer::EmitKernargPreloadHeader(
- const MCSubtargetInfo &STI) {
- for (int i = 0; i < 64; ++i) {
+ const MCSubtargetInfo &STI, bool TrapEnabled) {
+ const char *Warnning = " ; Trap with incompatible firmware that doesn't "
+ "support preloading kernel arguments.\n";
+ const char *TrapInstr = TrapEnabled ? "\ts_trap 2" : "\ts_endpgm";
+ OS << TrapInstr << Warnning;
+ for (int i = 0; i < 63; ++i) {
OS << "\ts_nop 0\n";
}
return true;
}
bool AMDGPUTargetELFStreamer::EmitKernargPreloadHeader(
- const MCSubtargetInfo &STI) {
+ const MCSubtargetInfo &STI, bool TrapEnabled) {
const uint32_t Encoded_s_nop = 0xbf800000;
+ const uint32_t Encoded_s_trap = 0xbf920002;
+ const uint32_t Encoded_s_endpgm = 0xbf810000;
+ const uint32_t TrapInstr = TrapEnabled ? Encoded_s_trap : Encoded_s_endpgm;
MCStreamer &OS = getStreamer();
- for (int i = 0; i < 64; ++i) {
+ OS.emitInt32(TrapInstr);
+ for (int i = 0; i < 63; ++i) {
OS.emitInt32(Encoded_s_nop);
}
return true;
diff --git a/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h b/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h
index ad5f27a33fcbd1..5aa80ff578c6b6 100644
--- a/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h
+++ b/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h
@@ -89,7 +89,8 @@ class AMDGPUTargetStreamer : public MCTargetStreamer {
virtual bool EmitCodeEnd(const MCSubtargetInfo &STI) { return true; }
/// \returns True on success, false on failure.
- virtual bool EmitKernargPreloadHeader(const MCSubtargetInfo &STI) {
+ virtual bool EmitKernargPreloadHeader(const MCSubtargetInfo &STI,
+ bool TrapEnabled) {
return true;
}
@@ -146,7 +147,8 @@ class AMDGPUTargetAsmStreamer final : public AMDGPUTargetStreamer {
bool EmitCodeEnd(const MCSubtargetInfo &STI) override;
/// \returns True on success, false on failure.
- bool EmitKernargPreloadHeader(const MCSubtargetInfo &STI) override;
+ bool EmitKernargPreloadHeader(const MCSubtargetInfo &STI,
+ bool TrapEnabled) override;
void EmitAmdhsaKernelDescriptor(
const MCSubtargetInfo &STI, StringRef KernelName,
@@ -200,7 +202,8 @@ class AMDGPUTargetELFStreamer final : public AMDGPUTargetStreamer {
bool EmitCodeEnd(const MCSubtargetInfo &STI) override;
/// \returns True on success, false on failure.
- bool EmitKernargPreloadHeader(const MCSubtargetInfo &STI) override;
+ bool EmitKernargPreloadHeader(const MCSubtargetInfo &STI,
+ bool TrapEnabled) override;
void EmitAmdhsaKernelDescriptor(
const MCSubtargetInfo &STI, StringRef KernelName,
diff --git a/llvm/lib/Target/AMDGPU/SIISelLowering.cpp b/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
index a64a9e608f2173..83221f7ead37e1 100644
--- a/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
+++ b/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
@@ -2826,8 +2826,7 @@ SDValue SITargetLowering::LowerFormalArguments(
if (IsEntryFunc) {
allocateSpecialEntryInputVGPRs(CCInfo, MF, *TRI, *Info);
allocateHSAUserSGPRs(CCInfo, MF, *TRI, *Info);
- if (IsKernel && Subtarget->hasKernargPreload() &&
- !Subtarget->needsKernargPreloadBackwardsCompatibility())
+ if (IsKernel && Subtarget->hasKernargPreload())
allocatePreloadKernArgSGPRs(CCInfo, ArgLocs, Ins, MF, *TRI, *Info);
allocateLDSKernelId(CCInfo, MF, *TRI, *Info);
diff --git a/llvm/test/CodeGen/AMDGPU/preload-kernarg-header.ll b/llvm/test/CodeGen/AMDGPU/preload-kernarg-header.ll
index 75feac35dacd84..a70488a00db739 100644
--- a/llvm/test/CodeGen/AMDGPU/preload-kernarg-header.ll
+++ b/llvm/test/CodeGen/AMDGPU/preload-kernarg-header.ll
@@ -1,8 +1,11 @@
-; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=1 -asm-verbose=0 < %s | FileCheck -check-prefixes=GCN %s
-; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=1 -filetype=obj < %s | llvm-objdump --arch=amdgcn --mcpu=gfx940 --disassemble - | FileCheck -check-prefixes=GCN %s
+; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=1 -asm-verbose=0 < %s | FileCheck -check-prefixes=GCN,HSA %s
+; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=1 -filetype=obj < %s | llvm-objdump --arch=amdgcn --mcpu=gfx940 --disassemble - | FileCheck -check-prefixes=GCN,HSA %s
+; RUN: llc -mtriple=amdgcn -mcpu=gfx940 -amdgpu-kernarg-preload-count=1 -filetype=obj < %s | llvm-objdump --arch=amdgcn --mcpu=gfx940 --disassemble - | FileCheck -check-prefixes=GCN,NON-HSA %s
; GCN: preload_kernarg_header
-; GCN-COUNT-64: s_nop 0
+; HSA: s_trap 2
+; NON-HSA: s_endpgm
+; GCN-COUNT-63: s_nop 0
define amdgpu_kernel void @preload_kernarg_header(ptr %arg) {
store ptr %arg, ptr %arg
ret void
diff --git a/llvm/test/CodeGen/AMDGPU/preload-kernargs.ll b/llvm/test/CodeGen/AMDGPU/preload-kernargs.ll
index 57980214e58e2b..d20c3a4007ffdd 100644
--- a/llvm/test/CodeGen/AMDGPU/preload-kernargs.ll
+++ b/llvm/test/CodeGen/AMDGPU/preload-kernargs.ll
@@ -1,1856 +1,3681 @@
-; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
-; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -verify-machineinstrs < %s | FileCheck -check-prefixes=NO-PRELOAD %s
-; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=1 -verify-machineinstrs < %s | FileCheck -check-prefixes=PRELOAD-1 %s
-; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=2 -verify-machineinstrs < %s | FileCheck -check-prefixes=PRELOAD-2 %s
-; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=4 -verify-machineinstrs < %s | FileCheck -check-prefixes=PRELOAD-4 %s
-; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=8 -verify-machineinstrs < %s | FileCheck -check-prefixes=PRELOAD-8 %s
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX940-NO-PRELOAD %s
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=1 -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX940-PRELOAD-1 %s
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=2 -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX940-PRELOAD-2 %s
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=4 -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX940-PRELOAD-4 %s
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx940 -amdgpu-kernarg-preload-count=8 -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX940-PRELOAD-8 %s
+
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx90a -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX90a-NO-PRELOAD %s
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx90a -amdgpu-kernarg-preload-count=1 -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX90a-PRELOAD-1 %s
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx90a -amdgpu-kernarg-preload-count=2 -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX90a-PRELOAD-2 %s
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx90a -amdgpu-kernarg-preload-count=4 -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX90a-PRELOAD-4 %s
+; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx90a -amdgpu-kernarg-preload-count=8 -verify-machineinstrs < %s | FileCheck -check-prefixes=GFX90a-PRELOAD-8 %s
define amdgpu_kernel void @ptr1_i8(ptr addrspace(1) %out, i8 %arg0) {
-; NO-PRELOAD-LABEL: ptr1_i8:
-; NO-PRELOAD: ; %bb.0:
-; NO-PRELOAD-NEXT: s_load_dword s4, s[0:1], 0x8
-; NO-PRELOAD-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0x0
-; NO-PRELOAD-NEXT: v_mov_b32_e32 v0, 0
-; NO-PRELOAD-NEXT: s_waitcnt lgkmcnt(0)
-; NO-PRELOAD-NEXT: s_and_b32 s0, s4, 0xff
-; NO-PRELOAD-NEXT: v_mov_b32_e32 v1, s0
-; NO-PRELOAD-NEXT: global_store_dword v0, v1, s[2:3] sc0 sc1
-; NO-PRELOAD-NEXT: s_endpgm
-;
-; PRELOAD-1-LABEL: ptr1_i8:
-; PRELOAD-1: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: s_nop 0
-; PRELOAD-1-NEXT: ; %bb.0:
-; PRELOAD-1-NEXT: s_load_dword s0, s[0:1], 0x8
-; PRELOAD-1-NEXT: v_mov_b32_e32 v0, 0
-; PRELOAD-1-NEXT: s_waitcnt lgkmcnt(0)
-; PRELOAD-1-NEXT: s_and_b32 s0, s0, 0xff
-; PRELOAD-1-NEXT: v_mov_b32_e32 v1, s0
-; PRELOAD-1-NEXT: global_store_dword v0, v1, s[2:3] sc0 sc1
-; PRELOAD-1-NEXT: s_endpgm
-;
-; PRELOAD-2-LABEL: ptr1_i8:
-; PRELOAD-2: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: s_nop 0
-; PRELOAD-2-NEXT: ; %bb.0:
-; PRELOAD-2-NEXT: s_and_b32 s0, s4, 0xff
-; PRELOAD-2-NEXT: v_mov_b32_e32 v0, 0
-; PRELOAD-2-NEXT: v_mov_b32_e32 v1, s0
-; PRELOAD-2-NEXT: global_store_dword v0, v1, s[2:3] sc0 sc1
-; PRELOAD-2-NEXT: s_endpgm
-;
-; PRELOAD-4-LABEL: ptr1_i8:
-; PRELOAD-4: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: s_nop 0
-; PRELOAD-4-NEXT: ; %bb.0:
-; PRELOAD-4-NEXT: s_and_b32 s0, s4, 0xff
-; PRELOAD-4-NEXT: v_mov_b32_e32 v0, 0
-; PRELOAD-4-NEXT: v_mov_b32_e32 v1, s0
-; PRELOAD-4-NEXT: global_store_dword v0, v1, s[2:3] sc0 sc1
-; PRELOAD-4-NEXT: s_endpgm
-;
-; PRELOAD-8-LABEL: ptr1_i8:
-; PRELOAD-8: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: s_nop 0
-; PRELOAD-8-NEXT: ; %bb.0:
-; PRELOAD-8-NEXT: s_and_b32 s0, s4, 0xff
-; PRELOAD-8-NEXT: v_mov_b32_e32 v0, 0
-; PRELOAD-8-NEXT: v_mov_b32_e32 v1, s0
-; PRELOAD-8-NEXT: global_store_dword v0, v1, s[2:3] sc0 sc1
-; PRELOAD-8-NEXT: s_endpgm
+; ...
[truncated]
``````````
</details>
https://github.com/llvm/llvm-project/pull/81180
More information about the llvm-commits
mailing list