[llvm] [AMDGPU] Prefer lower total register usage in regions with spilling (PR #71882)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 8 03:39:07 PST 2024

Previous message: [llvm] [RegisterCoalescer] Deferring deletion of instructions in `ErasedInstrs` until the end of an iteration (PR #79820)
Next message: [llvm] [AMDGPU] Prefer lower total register usage in regions with spilling (PR #71882)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/arsenm edited https://github.com/llvm/llvm-project/pull/71882

Previous message: [llvm] [RegisterCoalescer] Deferring deletion of instructions in `ErasedInstrs` until the end of an iteration (PR #79820)
Next message: [llvm] [AMDGPU] Prefer lower total register usage in regions with spilling (PR #71882)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list