[llvm] [AMDGPU] Allocate i1 argument to SGPRs (PR #72461)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Tue Feb 6 02:27:41 PST 2024
================
@@ -233,6 +241,13 @@ struct AMDGPUOutgoingArgHandler : public AMDGPUOutgoingValueHandler {
void assignValueToReg(Register ValVReg, Register PhysReg,
const CCValAssign &VA) override {
MIB.addUse(PhysReg, RegState::Implicit);
+
+ if (VA.getLocVT() == MVT::i1 &&
----------------
arsenm wrote:
For the i1 inreg case, do you get getLocVT == MVT::i32? that should still hit the extendRegisterMin32 path
https://github.com/llvm/llvm-project/pull/72461
More information about the llvm-commits
mailing list