[llvm] [RISCV] RISCV vector calling convention (2/2) (PR #79096)

[Matt Arsenault via llvm-commits]

================
@@ -17711,7 +17691,7 @@ bool RISCV::CC_RISCV(const DataLayout &DL, RISCVABI::ABI ABI, unsigned ValNo,
   }
 
   // Allocate to a register if possible, or else a stack slot.
-  Register Reg;
+  Register Reg = MCRegister();
----------------
arsenm wrote:

Don't need to initialize this 

https://github.com/llvm/llvm-project/pull/79096