[llvm] [RISCV] Update llvm/test/MC/RISCV/attribute-arch.s for RISC-V Pointer… (PR #80748)
Michael Maitland via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 5 13:49:06 PST 2024
https://github.com/michaelmaitland created https://github.com/llvm/llvm-project/pull/80748
… Masking
I forgot to update this test in #79929
>From e9ca1d3bfac0c954d05e541b9141a62f440c5f3e Mon Sep 17 00:00:00 2001
From: Michael Maitland <michaeltmaitland at gmail.com>
Date: Mon, 5 Feb 2024 13:46:16 -0800
Subject: [PATCH] [RISCV] Update llvm/test/MC/RISCV/attribute-arch.s for RISC-V
Pointer Masking
I forgot to update this test in #79929
---
llvm/test/MC/RISCV/attribute-arch.s | 30 +++++++++++++++++++++++++++++
1 file changed, 30 insertions(+)
diff --git a/llvm/test/MC/RISCV/attribute-arch.s b/llvm/test/MC/RISCV/attribute-arch.s
index 34b7ee52da320..b808ebb42e4a9 100644
--- a/llvm/test/MC/RISCV/attribute-arch.s
+++ b/llvm/test/MC/RISCV/attribute-arch.s
@@ -392,3 +392,33 @@
.attribute arch, "rv64i_xsfvfwmaccqqq"
# CHECK: attribute 5, "rv64i2p1_f2p2_zicsr2p0_zve32f1p0_zve32x1p0_zvfbfmin1p0_zvl32b1p0_xsfvfwmaccqqq1p0"
+
+.attribute arch, "rv32i2p1_ssnpm0p8"
+# CHECK: attribute 5, "rv32i2p1_ssnpm0p8"
+
+.attribute arch, "rv32i2p1_smnpm0p8"
+# CHECK: attribute 5, "rv32i2p1_smnpm0p8"
+
+.attribute arch, "rv32i2p1_smmpm0p8"
+# CHECK: attribute 5, "rv32i2p1_smmpm0p8"
+
+.attribute arch, "rv32i2p1_sspm0p8"
+# CHECK: attribute 5, "rv32i2p1_sspm0p8"
+
+.attribute arch, "rv32i2p1_supm0p8"
+# CHECK: attribute 5, "rv32i2p1_supm0p8"
+
+.attribute arch, "rv64i2p1_ssnpm0p8"
+# CHECK: attribute 5, "rv64i2p1_ssnpm0p8"
+
+.attribute arch, "rv64i2p1_smnpm0p8"
+# CHECK: attribute 5, "rv64i2p1_smnpm0p8"
+
+.attribute arch, "rv64i2p1_smmpm0p8"
+# CHECK: attribute 5, "rv64i2p1_smmpm0p8"
+
+.attribute arch, "rv64i2p1_sspm0p8"
+# CHECK: attribute 5, "rv64i2p1_sspm0p8"
+
+.attribute arch, "rv64i2p1_supm0p8"
+# CHECK: attribute 5, "rv64i2p1_supm0p8"
More information about the llvm-commits
mailing list