[llvm] [RISCV] Support Inline ASM for the bf16 type. (PR #80118)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 1 00:39:00 PST 2024


================
@@ -9105,7 +9105,7 @@ getRegistersForValue(SelectionDAG &DAG, const SDLoc &DL,
   // Get the actual register value type.  This is important, because the user
   // may have asked for (e.g.) the AX register in i32 type.  We need to
   // remember that AX is actually i16 to get the right extension.
-  const MVT RegVT = *TRI.legalclasstypes_begin(*RC);
+  MVT RegVT = *TRI.legalclasstypes_begin(*RC);
----------------
arsenm wrote:

Something like that

https://github.com/llvm/llvm-project/pull/80118


More information about the llvm-commits mailing list