[llvm] [CodeGen] [ARM] Make RISC-V Init Undef Pass Target Independent and add support for the ARM Architecture. (PR #77770)

[Alexander Richardson via llvm-commits]

https://github.com/arichardson edited https://github.com/llvm/llvm-project/pull/77770