[llvm] [RISCV] Re-format RISCVFeatures.td so it doesn't look like AssemblerPredicate is an operand to Predicate. (PR #79076)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Tue Jan 23 09:56:20 PST 2024

Previous message: [llvm] [RISCV] Re-format RISCVFeatures.td so it doesn't look like AssemblerPredicate is an operand to Predicate. (PR #79076)
Next message: [flang] [clang] [lld] [llvm] [AMDGPU] Introduce Code Object V6 (PR #76954)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/79076

Previous message: [llvm] [RISCV] Re-format RISCVFeatures.td so it doesn't look like AssemblerPredicate is an operand to Predicate. (PR #79076)
Next message: [flang] [clang] [lld] [llvm] [AMDGPU] Introduce Code Object V6 (PR #76954)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list