[llvm] [clang] [RISCV] Add sifive-p670 processor (PR #79015)
Wang Pengcheng via llvm-commits
llvm-commits at lists.llvm.org
Tue Jan 23 00:17:56 PST 2024
================
@@ -1082,6 +1082,13 @@ def TuneShortForwardBranchOpt
def HasShortForwardBranchOpt : Predicate<"Subtarget->hasShortForwardBranchOpt()">;
def NoShortForwardBranchOpt : Predicate<"!Subtarget->hasShortForwardBranchOpt()">;
+// P670 requires a S2V transfer buffer to move scalars into vectors.
+// FIXME: Forming .vx/.vf can reduce register pressure.
+def TuneDontSinkSplatOperands
----------------
wangpc-pp wrote:
This can be split into another PR.
https://github.com/llvm/llvm-project/pull/79015
More information about the llvm-commits
mailing list