[llvm] [RISCV] Add IntrArgMemOnly for vector load/store intrinsic (PR #78415)

[Craig Topper via llvm-commits]

================
@@ -200,7 +203,8 @@ let TargetPrefix = "riscv" in {
         : DefaultAttrsIntrinsic<[llvm_anyvector_ty],
                     [LLVMMatchType<0>, llvm_ptr_ty,
                      llvm_anyint_ty, LLVMMatchType<1>],
-                    [NoCapture<ArgIndex<1>>, IntrReadMem]>, RISCVVIntrinsic {
+                    [NoCapture<ArgIndex<1>>, IntrReadMem, IntrArgMemOnly]>,
----------------
topperc wrote:

I'm not sure if this is valid for strided or indexed load/store. The address isn't fully described by the pointer argument.

https://github.com/llvm/llvm-project/pull/78415