[llvm] [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension. (PR #76785)
via llvm-commits
llvm-commits at lists.llvm.org
Sun Jan 14 00:49:33 PST 2024
https://github.com/sun-jacobi edited https://github.com/llvm/llvm-project/pull/76785
More information about the llvm-commits
mailing list