[llvm] [SVE] Wide active lane mask (PR #76514)
via llvm-commits
llvm-commits at lists.llvm.org
Thu Jan 11 01:18:47 PST 2024
================
@@ -19791,15 +19792,63 @@ static SDValue performIntrinsicCombine(SDNode *N,
EVT::getVectorVT(*DAG.getContext(), PromVT.getVectorElementType(),
VT.getVectorElementCount());
- Res = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, DL, WhileVT, ID,
- N->getOperand(1), N->getOperand(2));
+ SDValue Res = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, DL, WhileVT, ID,
+ N->getOperand(1), N->getOperand(2));
Res = DAG.getNode(ISD::SIGN_EXTEND, DL, PromVT, Res);
Res = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, ExtVT, Res,
DAG.getConstant(0, DL, MVT::i64));
Res = DAG.getNode(ISD::TRUNCATE, DL, VT, Res);
+
+ return Res;
}
- return Res;
+
+ if (!Subtarget->hasSVE2p1() && !Subtarget->hasSME2())
+ return SDValue();
+
+ if (!N->hasNUsesOfValue(2, 0))
----------------
CarolineConcatto wrote:
I believe these are the extract that the N has for when we have the mask value as nxv32i8. That is the reason he tests extracts in lanes 19817-19823.
https://github.com/llvm/llvm-project/pull/76514
More information about the llvm-commits
mailing list