[llvm] [RISCV][GlobalISel] Legalize scalable vectorized G_ADD, G_SUB, G_AND, G_OR, and G_XOR (PR #71400)

Michael Maitland via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 10 06:59:54 PST 2024


================
@@ -0,0 +1,53 @@
+; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
+; RUN: llc -mtriple=riscv32 -mattr=+v -global-isel -stop-before=legalizer -simplify-mir < %s | FileCheck %s --check-prefixes=CHECK,RV32I
----------------
michaelmaitland wrote:

Thanks for fixing this. The failure didn't show up in the pre commit CI checks.

https://github.com/llvm/llvm-project/pull/71400


More information about the llvm-commits mailing list