[llvm] [DAG] SimplifyDemandedBits - don't fold sext(x) -> aext(x) if we lose an 0/-1 allsignbits mask (PR #77296)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 8 10:01:47 PST 2024

Previous message: [llvm] [DAG] SimplifyDemandedBits - don't fold sext(x) -> aext(x) if we lose an 0/-1 allsignbits mask (PR #77296)
Next message: [llvm] [RISCV] Move vector load/store segment instructions upwards into 'Vector Loads and Stores'. NFC (PR #77297)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon closed https://github.com/llvm/llvm-project/pull/77296

Previous message: [llvm] [DAG] SimplifyDemandedBits - don't fold sext(x) -> aext(x) if we lose an 0/-1 allsignbits mask (PR #77296)
Next message: [llvm] [RISCV] Move vector load/store segment instructions upwards into 'Vector Loads and Stores'. NFC (PR #77297)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list