[llvm] [CodeGen][MachinePipeliner] Limit register pressure when scheduling (PR #74807)

[Leandro Lupori via llvm-commits]

https://github.com/luporl commented:

LGTM, but it would be better if someone who knows this part better could take a look.

https://github.com/llvm/llvm-project/pull/74807