[llvm] [AArch64] Lower EH_RETURN (PR #76775)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff ffb1f20e0d8db5cd2c2a0fa2db9951e97f215b92 731a4eb482ed6b2a56e8ec2c25850c8248677671 -- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp llvm/lib/Target/AArch64/AArch64ISelLowering.cpp llvm/lib/Target/AArch64/AArch64ISelLowering.h llvm/lib/Target/AArch64/AArch64InstrInfo.cpp llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.cpp llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.h
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
index c17d5e65f6..8091a8f62a 100644
--- a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+++ b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -6599,10 +6599,11 @@ AArch64TargetLowering::allocateLazySaveBuffer(SDValue &Chain, const SDLoc &DL,
   return TPIDR2Obj;
 }
 
-SDValue AArch64TargetLowering::LowerEH_RETURN(SDValue Op, SelectionDAG &DAG) const{
-  SDValue Chain     = Op.getOperand(0);
-  SDValue Offset    = Op.getOperand(1);
-  SDValue Handler   = Op.getOperand(2);
+SDValue AArch64TargetLowering::LowerEH_RETURN(SDValue Op,
+                                              SelectionDAG &DAG) const {
+  SDValue Chain = Op.getOperand(0);
+  SDValue Offset = Op.getOperand(1);
+  SDValue Handler = Op.getOperand(2);
   SDLoc dl(Op);
 
   auto *AFI = DAG.getMachineFunction().getInfo<AArch64FunctionInfo>();
diff --git a/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp b/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
index af48d4f344..11f56943e9 100644
--- a/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
+++ b/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
@@ -1983,8 +1983,7 @@ bool AArch64InstrInfo::expandPostRAPseudo(MachineInstr &MI) const {
         .addReg(OffsetReg)
         .addImm(0)
         .setMIFlags(MachineInstr::FrameDestroy);
-    BuildMI(MBB, MI, DL, get(AArch64::RET))
-        .addReg(AArch64::LR);
+    BuildMI(MBB, MI, DL, get(AArch64::RET)).addReg(AArch64::LR);
     MBB.erase(MI);
     return true;
   }
diff --git a/llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.cpp b/llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.cpp
index 79c1856c34..09e6b2b146 100644
--- a/llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.cpp
+++ b/llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.cpp
@@ -207,8 +207,8 @@ bool AArch64FunctionInfo::needsAsyncDwarfUnwindInfo(
 }
 
 bool AArch64FunctionInfo::isEhDataRegFI(int FI) const {
-  return CallsEhReturn && (FI == EhDataRegFI[0] || FI == EhDataRegFI[1]
-                        || FI == EhDataRegFI[2] || FI == EhDataRegFI[3]);
+  return CallsEhReturn && (FI == EhDataRegFI[0] || FI == EhDataRegFI[1] ||
+                           FI == EhDataRegFI[2] || FI == EhDataRegFI[3]);
 }
 
 void AArch64FunctionInfo::createEhDataRegsFI(MachineFunction &MF) {
@@ -222,8 +222,7 @@ void AArch64FunctionInfo::createEhDataRegsFI(MachineFunction &MF) {
 }
 
 unsigned AArch64FunctionInfo::GetEhDataReg(unsigned I) const {
-  static const unsigned EhDataReg[] = {
-    AArch64::X0, AArch64::X1, AArch64::X2, AArch64::X3
-  };
+  static const unsigned EhDataReg[] = {AArch64::X0, AArch64::X1, AArch64::X2,
+                                       AArch64::X3};
   return EhDataReg[I];
 }
\ No newline at end of file

``````````

</details>


https://github.com/llvm/llvm-project/pull/76775