[llvm] [X86][MC] Support encoding/decoding for APX variant ADD/SUB/ADC/SBB/OR/XOR instructions (PR #76319)
Shengchen Kan via llvm-commits
llvm-commits at lists.llvm.org
Wed Dec 27 01:17:13 PST 2023
================
@@ -1073,16 +1077,21 @@ X86MCCodeEmitter::emitVEXOpcodePrefix(int MemOperand, const MCInst &MI,
// MemAddr, src1(VEX_4V), src2(ModR/M)
// MemAddr, src1(ModR/M), imm8
//
+ // NDD:
+ // dst(VEX_4V), MemAddr, src1(ModR/M)
----------------
KanRobert wrote:
Will indent.
This a long time issue, e.g. The Format of `TESTmr` is `MRMDestMem` but it does not write memory.
If you have a good suggestion for the new name, we can create a NFC patch for it later.
https://github.com/llvm/llvm-project/pull/76319
More information about the llvm-commits
mailing list