[llvm] [X86][MC] Support encoding/decoding for APX variant ADD/SUB/ADC/SBB/OR/XOR instructions (PR #76319)
Phoebe Wang via llvm-commits
llvm-commits at lists.llvm.org
Tue Dec 26 23:54:58 PST 2023
================
@@ -992,6 +995,12 @@ inline unsigned getOperandBias(const MCInstrDesc &Desc) {
}
}
+/// \returns true if the instruction has a NDD (new data destination).
+inline bool isND(uint64_t TSFlags) {
----------------
phoebewang wrote:
Maybe use a longer name?
https://github.com/llvm/llvm-project/pull/76319
More information about the llvm-commits
mailing list