[llvm] improve performance of Module Analysis stage in the part of processing "other instructions" (PR #76047)

[Vyacheslav Levytskyy via llvm-commits]

https://github.com/VyacheslavLevytskyy edited https://github.com/llvm/llvm-project/pull/76047