[llvm] [VP][RISCV] Introduce llvm.vp.minimum/maximum intrinsics (PR #74840)

Simeon K via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 18 22:32:23 PST 2023

Previous message: [llvm] beb2c7f - [RISCV] Move TargetOverlapConstraintType from RISCVVPseudo to TSFlags. NFC (#75877)
Next message: [llvm] [PowerPC][CodeGen] Exploit STMW and LMW in 32-bit big-endian mode. (PR #74415)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/simeonkr edited https://github.com/llvm/llvm-project/pull/74840

Previous message: [llvm] beb2c7f - [RISCV] Move TargetOverlapConstraintType from RISCVVPseudo to TSFlags. NFC (#75877)
Next message: [llvm] [PowerPC][CodeGen] Exploit STMW and LMW in 32-bit big-endian mode. (PR #74415)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list