[llvm] [LLVM][AArch64][tblgen]: Match clamp pattern (PR #75529)

[Paul Walker via llvm-commits]

================
@@ -9240,7 +9246,7 @@ multiclass sve2p1_fclamp<string asm, SDPatternOperator op> {
 
 multiclass sve2p1_bfclamp<string asm, SDPatternOperator op> {
   def NAME : sve2p1_fclamp<asm, 0b00, ZPR16>;
-  def : SVE_3_Op_Pat<nxv8bf16, op, nxv8bf16, nxv8bf16, nxv8bf16, !cast<Instruction>(NAME)>;
+    def : SVE_3_Op_Pat<nxv8bf16, op, nxv8bf16, nxv8bf16, nxv8bf16, !cast<Instruction>(NAME)>;
----------------
paulwalker-arm wrote:

Bogus whitespace change?

https://github.com/llvm/llvm-project/pull/75529