[llvm] TargetSchedule: correct latency by cycles elapsed from def to use (PR #74088)

Ramkumar Ramachandra via llvm-commits llvm-commits at lists.llvm.org
Sun Dec 17 01:54:58 PST 2023

Previous message: [llvm] [RISCV] Make Zhinx and Zvfh imply Zhinxmin and Zvfhmin respectively (PR #75735)
Next message: [llvm] 3eaed9e - [RISCV] Implement intrinsics for XCVbitmanip extension in CV32E40P (#74993)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/artagnon closed https://github.com/llvm/llvm-project/pull/74088

Previous message: [llvm] [RISCV] Make Zhinx and Zvfh imply Zhinxmin and Zvfhmin respectively (PR #75735)
Next message: [llvm] 3eaed9e - [RISCV] Implement intrinsics for XCVbitmanip extension in CV32E40P (#74993)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list