[llvm] [RISCV][GISel] RegBank select and instruction select for vector G_ADD, G_SUB (PR #74114)

Jiahan Xie via llvm-commits llvm-commits at lists.llvm.org
Fri Dec 15 09:32:24 PST 2023

Previous message: [llvm] e8a15ec - [RISCV] Prefer whole register loads and stores when VL=VLMAX (#75531)
Next message: [llvm] [RISCV][GISel] RegBank select and instruction select for vector G_ADD, G_SUB (PR #74114)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/jiahanxie353 edited https://github.com/llvm/llvm-project/pull/74114

Previous message: [llvm] e8a15ec - [RISCV] Prefer whole register loads and stores when VL=VLMAX (#75531)
Next message: [llvm] [RISCV][GISel] RegBank select and instruction select for vector G_ADD, G_SUB (PR #74114)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list