[llvm] [CodeGen][MachinePipeliner] Limit register pressure when scheduling (PR #74807)

Carlos Eduardo Seo via llvm-commits llvm-commits at lists.llvm.org
Fri Dec 15 06:01:50 PST 2023


ceseo wrote:

@kasuga-fj could you please check the failing check? It seems to be crashing the MLIR tests on Windows.

https://github.com/llvm/llvm-project/pull/74807


More information about the llvm-commits mailing list