[llvm] 7fee58a - [RISCV] Update relax-per-target-feature.ll to use hexadecimal constants. NFC
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Thu Dec 14 21:08:12 PST 2023
Author: Craig Topper
Date: 2023-12-14T21:08:01-08:00
New Revision: 7fee58acf4c81159655b30c503b773913966255c
URL: https://github.com/llvm/llvm-project/commit/7fee58acf4c81159655b30c503b773913966255c
DIFF: https://github.com/llvm/llvm-project/commit/7fee58acf4c81159655b30c503b773913966255c.diff
LOG: [RISCV] Update relax-per-target-feature.ll to use hexadecimal constants. NFC
Needed after 3dde0d02568d31ae48b557c486a3ff4edb24199b
Added:
Modified:
llvm/test/CodeGen/RISCV/relax-per-target-feature.ll
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/RISCV/relax-per-target-feature.ll b/llvm/test/CodeGen/RISCV/relax-per-target-feature.ll
index 7e94965cc59bd..0706b0eae97b8 100644
--- a/llvm/test/CodeGen/RISCV/relax-per-target-feature.ll
+++ b/llvm/test/CodeGen/RISCV/relax-per-target-feature.ll
@@ -8,11 +8,11 @@
declare dso_local i32 @ext(i32)
; CHECK-LABEL: <f>:
-; CHECK-NEXT: c.li a0, 31
-; CHECK-NEXT: auipc t1, 0
+; CHECK-NEXT: c.li a0, 0x1f
+; CHECK-NEXT: auipc t1, 0x0
; CHECK-NEXT: R_RISCV_CALL_PLT ext
; CHECK-NEXT: R_RISCV_RELAX *ABS*
-; CHECK-NEXT: jalr zero, 0(t1)
+; CHECK-NEXT: jalr zero, 0x0(t1)
define dso_local i32 @f() #0 {
entry:
%r = tail call i32 @ext(i32 31)
@@ -20,10 +20,10 @@ entry:
}
; CHECK-LABEL: <g>:
-; CHECK-NEXT: addi a0, zero, 31
-; CHECK-NEXT: auipc t1, 0
+; CHECK-NEXT: addi a0, zero, 0x1f
+; CHECK-NEXT: auipc t1, 0x0
; CHECK-NEXT: R_RISCV_CALL_PLT ext
-; CHECK-NEXT: jalr zero, 0(t1)
+; CHECK-NEXT: jalr zero, 0x0(t1)
define dso_local i32 @g() #1 {
entry:
%r = tail call i32 @ext(i32 31)
More information about the llvm-commits
mailing list