[llvm] [RISCV] Prefer whole register loads and stores when VL=VLMAX (PR #75531)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Thu Dec 14 15:28:53 PST 2023

Previous message: [llvm] [RISCV] Prefer whole register loads and stores when VL=VLMAX (PR #75531)
Next message: [llvm] [RISCV] Prefer whole register loads and stores when VL=VLMAX (PR #75531)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc edited https://github.com/llvm/llvm-project/pull/75531

Previous message: [llvm] [RISCV] Prefer whole register loads and stores when VL=VLMAX (PR #75531)
Next message: [llvm] [RISCV] Prefer whole register loads and stores when VL=VLMAX (PR #75531)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list