[llvm] [RISCV] Improve llvm.reduce.fmaximum/minimum lowering (PR #75484)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 4275da2278b146189268b1040b749fa9f3a7bdcc da1ad68bd7e056fe175f4fbe0100785005b20adb -- llvm/lib/Target/RISCV/RISCVISelLowering.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
index 471e30bd44..9d98e839da 100644
--- a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
+++ b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -15657,9 +15657,9 @@ SDValue RISCVTargetLowering::PerformDAGCombine(SDNode *N,
     SDValue N0 = N->getOperand(0);
 
     // Reduction fmax/fmin + separate reduction sum to propagate NaNs
-    unsigned ReducedMinMaxOpc =
-      N->getOpcode() == ISD::VECREDUCE_FMAXIMUM ? ISD::VECREDUCE_FMAX : 
-                                                  ISD::VECREDUCE_FMIN;
+    unsigned ReducedMinMaxOpc = N->getOpcode() == ISD::VECREDUCE_FMAXIMUM
+                                    ? ISD::VECREDUCE_FMAX
+                                    : ISD::VECREDUCE_FMIN;
     SDValue MinMax = DAG.getNode(ReducedMinMaxOpc, DL, RT, N0);
     if (N0->getFlags().hasNoNaNs())
       return MinMax;

``````````

</details>


https://github.com/llvm/llvm-project/pull/75484