[llvm] [AArch64] ORRWrs is copy instruction when there's no implicit def of the X register (PR #75184)

via llvm-commits llvm-commits at lists.llvm.org
Thu Dec 14 03:20:04 PST 2023

Previous message: [llvm] [AArch64] ORRWrs is copy instruction when there's no implicit def of the X register (PR #75184)
Next message: [llvm] [AMDGPU] Set MaxAtomicSizeInBitsSupported. (PR #75185)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/DianQK closed https://github.com/llvm/llvm-project/pull/75184

Previous message: [llvm] [AArch64] ORRWrs is copy instruction when there's no implicit def of the X register (PR #75184)
Next message: [llvm] [AMDGPU] Set MaxAtomicSizeInBitsSupported. (PR #75185)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list