[llvm] [ARM][FPEnv] Lowering of fpmode intrinsics (PR #74054)

[Serge Pavlov via llvm-commits]

================
@@ -375,6 +375,14 @@ class VectorType;
 
   // Bit position of rounding mode bits in FPSCR.
   const unsigned RoundingBitsPos = 22;
+
+  // Bits of floating-point status. These are NZCV flags, QC bit and cumulative
+  // FP exception bits.
+  const unsigned FPStatusBits = 0xf800009f;
+
+  // Some bits in the FPSCR are not yet defined.  They must be preserved when
+  // modifying the contents.
+  const unsigned FPReservedBits = 0x00086060;
----------------
spavloff wrote:

You are right, thank you!

https://github.com/llvm/llvm-project/pull/74054