[llvm] cd138fd - [AMDGPU] Turn off clang-format in moveToVALU (#75188)

via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 12 06:38:10 PST 2023


Author: Piotr Sobczak
Date: 2023-12-12T15:38:06+01:00
New Revision: cd138fddf1b52a43108376371ad1c38585aaa4e2

URL: https://github.com/llvm/llvm-project/commit/cd138fddf1b52a43108376371ad1c38585aaa4e2
DIFF: https://github.com/llvm/llvm-project/commit/cd138fddf1b52a43108376371ad1c38585aaa4e2.diff

LOG: [AMDGPU] Turn off clang-format in moveToVALU (#75188)

Added: 
    

Modified: 
    llvm/lib/Target/AMDGPU/SIInstrInfo.cpp

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp b/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
index dda54a0929c194..42eb4fa55ed525 100644
--- a/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
+++ b/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
@@ -5157,6 +5157,9 @@ bool SIInstrInfo::verifyInstruction(const MachineInstr &MI,
   return true;
 }
 
+// It is more readable to list mapped opcodes on the same line.
+// clang-format off
+
 unsigned SIInstrInfo::getVALUOp(const MachineInstr &MI) const {
   switch (MI.getOpcode()) {
   default: return AMDGPU::INSTRUCTION_LIST_END;
@@ -5296,6 +5299,8 @@ unsigned SIInstrInfo::getVALUOp(const MachineInstr &MI) const {
       "Unexpected scalar opcode without corresponding vector one!");
 }
 
+// clang-format on
+
 void SIInstrInfo::insertScratchExecCopy(MachineFunction &MF,
                                         MachineBasicBlock &MBB,
                                         MachineBasicBlock::iterator MBBI,


        


More information about the llvm-commits mailing list