[llvm] [RISCV] Rematerialize load (PR #73924)

[Craig Topper via llvm-commits]

================
@@ -626,7 +626,7 @@ def BGE  : BranchCC_rri<0b101, "bge">;
 def BLTU : BranchCC_rri<0b110, "bltu">;
 def BGEU : BranchCC_rri<0b111, "bgeu">;
 
-let IsSignExtendingOpW = 1 in {
+let IsSignExtendingOpW = 1, isReMaterializable = 1 in {
----------------
topperc wrote:

You missed `ld`

https://github.com/llvm/llvm-project/pull/73924