[llvm] [AMDGPU] Prefer lower total register usage in regions with spilling (PR #71882)

Jeffrey Byrnes via llvm-commits llvm-commits at lists.llvm.org
Fri Dec 1 15:18:47 PST 2023

Previous message: [llvm] [AMDGPU] Prefer lower total register usage in regions with spilling (PR #71882)
Next message: [llvm] [GISel] Add a little bit of documentation for G_FENCE. (PR #73722)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jrbyrnes wrote:

Weighted cost + addressable register limits

https://github.com/llvm/llvm-project/pull/71882

Previous message: [llvm] [AMDGPU] Prefer lower total register usage in regions with spilling (PR #71882)
Next message: [llvm] [GISel] Add a little bit of documentation for G_FENCE. (PR #73722)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list