[llvm] [ARM][FPEnv] Lowering of fpmode intrinsics (PR #74054)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 5a4ca51a91ff28b1d6bdde5403144c29b86e4b54 e830d682f982e8ac0646fee165059d2e556da516 -- llvm/lib/Target/ARM/ARMISelLowering.cpp llvm/lib/Target/ARM/ARMISelLowering.h
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp
index 0acf6447fb..df7790f683 100644
--- a/llvm/lib/Target/ARM/ARMISelLowering.cpp
+++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp
@@ -6479,7 +6479,7 @@ SDValue ARMTargetLowering::LowerSET_FPMODE(SDValue Op,
 }
 
 SDValue ARMTargetLowering::LowerRESET_FPMODE(SDValue Op,
-                                            SelectionDAG &DAG) const {
+                                             SelectionDAG &DAG) const {
   SDLoc DL(Op);
   SDValue Chain = Op->getOperand(0);
 
@@ -10614,8 +10614,10 @@ SDValue ARMTargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const {
   case ISD::ZERO_EXTEND:   return LowerVectorExtend(Op.getNode(), DAG, Subtarget);
   case ISD::GET_ROUNDING:  return LowerGET_ROUNDING(Op, DAG);
   case ISD::SET_ROUNDING:  return LowerSET_ROUNDING(Op, DAG);
-  case ISD::SET_FPMODE:    return LowerSET_FPMODE(Op, DAG);
-  case ISD::RESET_FPMODE:  return LowerRESET_FPMODE(Op, DAG);
+  case ISD::SET_FPMODE:
+    return LowerSET_FPMODE(Op, DAG);
+  case ISD::RESET_FPMODE:
+    return LowerRESET_FPMODE(Op, DAG);
   case ISD::MUL:           return LowerMUL(Op, DAG);
   case ISD::SDIV:
     if (Subtarget->isTargetWindows() && !Op.getValueType().isVector())
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.h b/llvm/lib/Target/ARM/ARMISelLowering.h
index 84ba575a14..8a38aaa406 100644
--- a/llvm/lib/Target/ARM/ARMISelLowering.h
+++ b/llvm/lib/Target/ARM/ARMISelLowering.h
@@ -379,7 +379,7 @@ class VectorType;
   // Bits of floating-point status. These are NZCV flags, QC bit and cumulative
   // FP exception bits.
   const unsigned FPStatusBits = 0xf800009f;
-  
+
   // Some bits in the FPSCR are not yet defined.  They must be preserved when
   // modifying the contents.
   const unsigned FPReservedBits = 0x00086060;

``````````

</details>


https://github.com/llvm/llvm-project/pull/74054