[llvm] MachineVerifier: Reject extra non-register operands on instructions (PR #73758)

[Matt Arsenault via llvm-commits]

arsenm wrote:

> Does the verifier run even when it's not explicitly enabled?

For MIR parsing it does. The enable option only changes whether it runs between passes



https://github.com/llvm/llvm-project/pull/73758