[llvm] [RISCV] Add Zbs Write classes to SiFive7AnyToGPRBypass. (PR #72560)

Michael Maitland via llvm-commits llvm-commits at lists.llvm.org
Mon Nov 27 07:12:39 PST 2023

Previous message: [llvm] 2869053 - [X86] vector-interleaved tests - add AVX512F/AVX512DQ/AVX512BW/AVX512DQBW-ONLY common prefixes to merge more SLOW/FAST checks
Next message: [llvm] [RISCV] Add Zbs Write classes to SiFive7AnyToGPRBypass. (PR #72560)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/michaelmaitland commented:

LGTM.

https://github.com/llvm/llvm-project/pull/72560

Previous message: [llvm] 2869053 - [X86] vector-interleaved tests - add AVX512F/AVX512DQ/AVX512BW/AVX512DQBW-ONLY common prefixes to merge more SLOW/FAST checks
Next message: [llvm] [RISCV] Add Zbs Write classes to SiFive7AnyToGPRBypass. (PR #72560)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list