[llvm] [AArch64] Pass scratch regs as operands to StoreSwiftAsyncContext. (PR #73332)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 820b3583c9681a1969814ac3b04a6fe41b87d079 5297bbf7eb0dec07f67202e8c0cb19742f8e1812 -- llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp llvm/lib/Target/AArch64/AArch64FrameLowering.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp b/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp
index e1b62e7741..a171581773 100644
--- a/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp
+++ b/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp
@@ -872,7 +872,9 @@ void AArch64FrameLowering::emitZeroCallUsedRegs(BitVector RegsToZero,
 // callee-save register in the prologue, which is additional complexity that
 // doesn't seem worth the benefit.
 //
-// If \p FirstScratchReg is not 0, it specifies the register that was chosen as first scratch register and indicates that it should return another scratch register, if possible.
+// If \p FirstScratchReg is not 0, it specifies the register that was chosen as
+// first scratch register and indicates that it should return another scratch
+// register, if possible.
 static unsigned findScratchNonCalleeSaveRegister(MachineBasicBlock *MBB,
                                                  unsigned FirstScratchReg) {
   MachineFunction *MF = MBB->getParent();

``````````

</details>


https://github.com/llvm/llvm-project/pull/73332