[llvm] [NVPTX] Preserve v16i8 vector loads when legalizing (PR #67322)

Artem Belevich via llvm-commits llvm-commits at lists.llvm.org
Thu Nov 23 22:16:09 PST 2023

Previous message: [llvm] [NVPTX] Preserve v16i8 vector loads when legalizing (PR #67322)
Next message: [llvm] b61ac4a - [DWARFLinkerParallel] Add support for -odr mode. (#68721)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Artem-B wrote:

SGTM. Bonus points for covering v8i8, too.

https://github.com/llvm/llvm-project/pull/67322

Previous message: [llvm] [NVPTX] Preserve v16i8 vector loads when legalizing (PR #67322)
Next message: [llvm] b61ac4a - [DWARFLinkerParallel] Add support for -odr mode. (#68721)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list