[llvm] [RISCV] Support postRA vsetvl insertion pass (PR #70549)

Piyou Chen via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 21 22:41:07 PST 2023

Previous message: [llvm] [RISCV] Fix the order of arguments of setTruncStoreAction and setLoadExtAction (PR #73090)
Next message: [llvm] [X86][MC] Support encoding/decoding for PUSHP/POPP (PR #73092)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

BeMg wrote:

I create a pull request for enable `riscv-split-regalloc` by default.

https://github.com/llvm/llvm-project/pull/72950



https://github.com/llvm/llvm-project/pull/70549

Previous message: [llvm] [RISCV] Fix the order of arguments of setTruncStoreAction and setLoadExtAction (PR #73090)
Next message: [llvm] [X86][MC] Support encoding/decoding for PUSHP/POPP (PR #73092)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list