[llvm] [RISCV] Use correct register class for Z[df]inx inline asm (PR #71872)

Nemanja Ivanovic via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 17 07:17:56 PST 2023

Previous message: [llvm] [RISCV] Use correct register class for Z[df]inx inline asm (PR #71872)
Next message: [llvm] d64d5ea - [RISCV][CodeGenPrepare] Remove duplicated transform for zext. NFC. (#72053)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/nemanjai closed https://github.com/llvm/llvm-project/pull/71872

Previous message: [llvm] [RISCV] Use correct register class for Z[df]inx inline asm (PR #71872)
Next message: [llvm] d64d5ea - [RISCV][CodeGenPrepare] Remove duplicated transform for zext. NFC. (#72053)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list