[llvm] [X86][MC] Support decoding of EGPR for APX (PR #72102)

Shengchen Kan via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 14 17:26:58 PST 2023


================
@@ -754,7 +783,7 @@ static int readModRM(struct InternalInstruction *insn) {
       return base + index;                                                     \
     case TYPE_R8:                                                              \
       index &= mask;                                                           \
-      if (index > 0xf)                                                         \
+      if (index > MAX_GPR_NUM)                                                 \
         *valid = 0;                                                            \
       if (insn->rexPrefix && index >= 4 && index <= 7) {                       \
         return prefix##_SPL + (index - 4);                                     \
----------------
KanRobert wrote:

Low-bit registers are also supported while high-bit registers are not.

https://github.com/llvm/llvm-project/pull/72102


More information about the llvm-commits mailing list