[llvm] [RISCV][GISEL] Add vector RegisterBanks and vector support in getRegBankFromRegClass (PR #71541)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Mon Nov 13 12:14:41 PST 2023


================
@@ -14,3 +14,7 @@ def GPRRegBank : RegisterBank<"GPRB", [GPR]>;
 
 /// Floating Point Registers: F.
 def FPRRegBank : RegisterBank<"FPRB", [FPR64]>;
+
+/// Vector Regististers: V.
+def VRRegBank : RegisterBank<"VRB", [VR]>;
----------------
topperc wrote:

Please use `VRBRegBank` to match the string "VRB" string passed to the class. I renamed the other two banks over the weekend.

https://github.com/llvm/llvm-project/pull/71541


More information about the llvm-commits mailing list