[llvm] [AMDGPU] Defaults for missing dimensions in SYCL required wg size (PR #68872)

Jakub Chlanda via llvm-commits llvm-commits at lists.llvm.org
Mon Nov 13 01:01:37 PST 2023

Previous message: [llvm] [CodeGen][AArch64] Set min jump table entries to 13 for AArch64 targets (PR #71166)
Next message: [llvm] [GreedyRA] Improve RA for nested loop induction variables (PR #72093)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jchlanda wrote:

@arsenm friendly ping.

Is the change to verifier (to allow either 1 or 3 elements) and then [padding the value in the `getWorkGroupDimensions`](https://github.com/llvm/llvm-project/pull/68872#discussion_r1386485649) something that we could work with?

https://github.com/llvm/llvm-project/pull/68872

Previous message: [llvm] [CodeGen][AArch64] Set min jump table entries to 13 for AArch64 targets (PR #71166)
Next message: [llvm] [GreedyRA] Improve RA for nested loop induction variables (PR #72093)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list