[llvm] [MIPS] Fix miscompile of 64-bit shift with masked shift amount (PR #71154)

via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 7 23:19:03 PST 2023

Previous message: [PATCH] D158824: [RISCV][MC] MC layer support for xcvmem and xcvelw extensions
Next message: [llvm] [MIPS] Fix miscompile of 64-bit shift with masked shift amount (PR #71154)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

yingopq wrote:

> Duplicate of #71149 ?

Sorry, I would close this pr.

https://github.com/llvm/llvm-project/pull/71154

Previous message: [PATCH] D158824: [RISCV][MC] MC layer support for xcvmem and xcvelw extensions
Next message: [llvm] [MIPS] Fix miscompile of 64-bit shift with masked shift amount (PR #71154)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list