[llvm] [clang] [AArch64] Add SVE2.1 intrinsics for indexed quadword gather loads and scatter stores (PR #70476)

Momchil Velikov via llvm-commits llvm-commits at lists.llvm.org
Mon Nov 6 01:47:07 PST 2023

Previous message: [llvm] ISel/RISCV: restrict custom lowering of ISD::LRINT, ISD::LLRINT (PR #70926)
Next message: [llvm] [OpenMP][OMPIRBuilder] Add support to omp target parallel (PR #67000)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/momchil-velikov edited https://github.com/llvm/llvm-project/pull/70476

Previous message: [llvm] ISel/RISCV: restrict custom lowering of ISD::LRINT, ISD::LLRINT (PR #70926)
Next message: [llvm] [OpenMP][OMPIRBuilder] Add support to omp target parallel (PR #67000)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list