[llvm] [AArch64][GlobalISel] Legalize G_VECREDUCE_{MIN/MAX} (PR #69461)

[David Green via llvm-commits]

================
@@ -274,6 +274,11 @@ def : GINodeEquiv<G_EXTRACT_VECTOR_ELT, vector_extract>;
 
 def : GINodeEquiv<G_PREFETCH, AArch64Prefetch>;
 
+def : GINodeEquiv<G_VECREDUCE_UMIN, vecreduce_umin>;
----------------
davemgreen wrote:

This should be in llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td, as it is a generic node.

https://github.com/llvm/llvm-project/pull/69461