[llvm] ISel: introduce vector ISD::LRINT, ISD::LLRINT; custom RISCV lowering (PR #66924)

Ramkumar Ramachandra via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 19 05:05:14 PDT 2023

Previous message: [llvm] ISel: introduce vector ISD::LRINT, ISD::LLRINT; custom RISCV lowering (PR #66924)
Next message: [llvm] 509b570 - [AMDGPU][AsmParser] Eliminate custom predicates for named-bit operands. (#69243)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/artagnon closed https://github.com/llvm/llvm-project/pull/66924

Previous message: [llvm] ISel: introduce vector ISD::LRINT, ISD::LLRINT; custom RISCV lowering (PR #66924)
Next message: [llvm] 509b570 - [AMDGPU][AsmParser] Eliminate custom predicates for named-bit operands. (#69243)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list