[llvm] [LLVM][NVPTX]Add BF16 vector instruction and fix lowering rules (PR #69415)
Han Shen via llvm-commits
llvm-commits at lists.llvm.org
Thu Oct 19 00:05:33 PDT 2023
================
@@ -5382,22 +5413,28 @@ static SDValue PerformSHLCombine(SDNode *N,
}
static SDValue PerformSETCCCombine(SDNode *N,
- TargetLowering::DAGCombinerInfo &DCI) {
+ TargetLowering::DAGCombinerInfo &DCI,
+ unsigned int SmVersion) {
EVT CCType = N->getValueType(0);
SDValue A = N->getOperand(0);
SDValue B = N->getOperand(1);
- if (CCType != MVT::v2i1 || A.getValueType() != MVT::v2f16)
+ if (CCType != MVT::v2i1 ||
+ (A.getValueType() != MVT::v2f16 && A.getValueType() != MVT::v2bf16))
----------------
shenh10 wrote:
Sure
https://github.com/llvm/llvm-project/pull/69415
More information about the llvm-commits
mailing list